





United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/785,999	02/16/2001	Jay E. Uglow	LAMP1P106A	2171
25920 7590 02/20/2004		EXAMINER		
MARTINE & PENILLA, LLP			KIELIN, ERIK J	
710 LAKEWAY DRIVE SUITE 170			ART UNIT	PAPER NUMBER
	SUNNYVALE, CA 94085			
			D. (TT.) () () () () () () () () ()	

DATE MAILED: 02/20/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		~~~
	Application No.	Applicant(s)
	09/785,999	UGLOW ET AL.
Office Action Summary	Examin r	Art Unit
	Erik Kielin	2813
Th MAILING DATE of this communication Period for Reply	n appears on the cover sheet w	ith th correspondenc addr ss
A SHORTENED STATUTORY PERIOD FOR RITHE MAILING DATE OF THIS COMMUNICATION  - Extensions of time may be available under the provisions of 37 Cf after SIX (6) MONTHS from the mailing date of this communication  - If the period for reply specified above is less than thirty (30) days,  - If NO period for reply is specified above, the maximum statutory properties to reply within the set or extended period for reply will, by any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may a on. a reply within the statutory minimum of thi erirod will apply and will expire SIX (6) MOI statute. cause the application to become A	reply be timely filed  rty (30) days will be considered timely.  NTHS from the mailing date of this communication.  BANDONED (35 U.S.C. § 133).
Status		
1)⊠ Responsive to communication(s) filed on	04 December 2003.	
·— ·	This action is non-final.	
3) Since this application is in condition for all	owance except for formal mat	ters, prosecution as to the merits is
closed in accordance with the practice un		
Disposition of Claims		
4)⊠ Claim(s) <u>1-16 and 26</u> is/are pending in the	e application.	
4a) Of the above claim(s) <u>none</u> is/are with		
5) Claim(s) is/are allowed.		
6) Claim(s) 1-16 and 26 is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction a	and/or election requirement.	
Application Papers		
9)☐ The specification is objected to by the Exa	miner	
10) The drawing(s) filed on is/are: a)		by the Examiner.
Applicant may not request that any objection to		
Replacement drawing sheet(s) including the or		
11) The oath or declaration is objected to by the		
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for fo	roign priority under 35 H S C	8 119(a)-(d) or (f)
a) All b) Some * c) None of:	reight phonty under 55 0.5.6.	3 113(a)-(a) 01 (1).
1.☐ Certified copies of the priority docu	ments have been received	
		Application No
<ul><li>2.  Certified copies of the priority docu</li><li>3.  Copies of the certified copies of the</li></ul>		
application from the International B		
* See the attached detailed Office action for		t received.
Coo the attached detailed Office detail for	o ooi oo pioo iio	
		•
Attachment/c)		
Attachment(s)		

1) Notice of References Cited (PTO-892)

Paper No(s)/Mail Date _

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)

4) Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.

6) Other: _

5) Notice of Informal Patent Application (PTO-152)

#### **DETAILED ACTION**

This action responds to the RCE (filed 29 September 2003), Amendment F (filed 29 September 2003), and Supplemental Amendment G (filed 4 December 2003).

#### Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submissions filed on 29 September and 4 December 2003 have been entered.

### Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1-4, 10, 11, and 14-16 are rejected under 35 U.S.C. 102(e) as being anticipated by US 6,197,696 B1 (Aoi).

Regarding claims 1 and 4, Aoi discloses a method for malting a dielectric structure for dual damascene applications, the method comprising:

Art Unit: 2813

providing a substrate 350 (Fig. 15(a));

fabricating metallization lines 351 within the substrate (Fig. 15(a));

forming a barrier layer **352** of silicon nitride (col. 19, lines 1-2) --as further limited by instant claim 4-- over the metallization lines **351** and the substrate (Fig. 15(a));

forming an inorganic dielectric layer 353 of silicon dioxide (col. 19, lines 3-5) to define a via dielectric layer 353A directly over the barrier layer 352, the inorganic dielectric layer 353 having a dielectric constant of about 4 (col. 1, lines 53-54) and being highly selective relative to the barrier layer 352 when etched (as shown in Fig. 16(c)); and

forming a carbon doped oxide layer 354 (called "organic layer" at col. 19, lines 6-8) to define a trench dielectric layer 354A over and in direct contact with the inorganic dielectric layer 353, the trench layer being formed to define a metallization line layer 365 (Fig. 16(d) and 17(c)).

Note that Aoi defines "organic layer" to include carbon-doped oxides (called "organic-containing silicon dioxide") such as formed by CVD from precursors such as hexamethyldisiloxane, arylalkoxy silane, etcetera at col. 10, lines 54-62.

(See section entitled, "Modified Example of Embodiment 3" beginning in col. 18, line 60 for details of the embodiment used above from **Aoi** to reject the claim 1.)

Regarding claim 2, **Aoi** further discloses forming a trench **362** in the carbon doped oxide layer using a first etch chemistry (Fig. 16(d); col. 19, lines 50-62).

Regarding claim 3, Aoi discloses a method for making a dielectric structure for dual-damascene applications as recited in claim 2, further comprising:

Art Unit: 2813

forming a via 361 in the inorganic dielectric layer 353 using a second etch chemistry, the second etch chemistry being different than the first etch chemistry and the via 361 being within the trench 362 (col. 19, lines 41-62).

Regarding claims 10 and 11, **Aoi** discloses a method for making a multi-layer inter-metal dielectric over a substrate, comprising:

forming a barrier layer **352** of silicon nitride --as further limited by instant claim 11--over the substrate;

forming a silicon dioxide layer 353 over the barrier layer, the silicon dioxide layer having a dielectric constant of about 4;

forming a carbon doped oxide layer 354 directly over and in direct contact with the silicon dioxide layer;

forming a trench 362 through the carbon doped oxide layer 354; and

forming a via 361 in the trench 362 extending through the silicon dioxide layer 353 to the barrier layer 352, wherein the silicon dioxide layer 353 defines a via layer 353A and the carbon doped oxide layer 354 defines a trench layer 354A for metallization lines 365. (See Figs. 15(a) through 17(c) and details above with regard to claim 1).

Regarding claim 14, Aoi discloses a method for making a multi-layer inter-metal dielectric over a substrate as recited in claim 10, wherein forming the via 361 in the trench 362 extending to the barrier layer 352 further includes,

implementing a first chemistry optimized to etch through the carbon doped oxide layer; and

Art Unit: 2813

implementing a second chemistry which is different than the first etch chemistry and is optimized to etch through the silicon dioxide layer (col. 19, lines 40-62).

Regarding claim 15, Aoi discloses method for making a multi-layer inter-metal dielectric over a substrate as recited in claim 14, wherein the second chemistry that is optimized to etch through the silicon dioxide layer 353 is selective to the barrier layer 352 as clearly shown in Figs. 16(c)-16(d).

Regarding claim 16, **Aoi** discloses a method for making a multi-layer inter-metal dielectric over a substrate as recited in claim 15, wherein the barrier layer **352** is a silicon nitride layer (col. 19, lines 1-2).

## Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 5, 7-9, 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Aoi** in view of the basic text of **Wolf**, et al. <u>Silicon Processing for the VLSI Era, Vol. 2-Process</u>

  <u>Integration</u>, Lattice Press: Sunset Beach CA, 1990, p. 194.

Regarding claims 5, 7, 8 and 12, the prior art of **Aoi**, as explained above, discloses each of the claimed features except for indicating that the silicon dioxide layer **353** is made from TEOS. **Aoi** does however state,

Art Unit: 2813

"The first and second silicon dioxide films 353 and 355 may be deposited by any arbitrary technique. For example, these films 353 and 355 may be deposited by a CVD process using a reactive gas mainly composed of phenyltrimethoxy silane." (Emphasis added. Aoi, col. 19, lines 13-17.)

Wolf teaches that it is notoriously well-known in the art to form silicon dioxide using CVD from TEOS for forming dielectric films for multi-level interconnect metallization (p. 194), such as in the multilevel interconnect metallization of **Aoi**.

It would have been obvious for one of ordinary skill in the art, at the time of the invention to use TEOS to form the silicon dioxide layer 353 of Aoi, because Aoi teaches that any arbitrary method and particularly CVD can be used and Wolf teaches TEOS is known for making silicon dioxide for multi-level metallization.

Further regarding claim 8, Aoi discloses a method for making a dielectric structure for dual-damascene applications as recited in claim 7, wherein the first etch chemistry is optimized to etch through the carbon doped oxide layer and the second etch chemistry is optimized to etch through the silicon dioxide layer.

Regarding claim 9, Aoi discloses a method for making a dielectric structure for dual-damascene applications as recited in claim 8, wherein, the second etch chemistry is selective to the barrier layer 352 as shown in Fig. 16(d) and 17(a), col. 20, lines 3-13).

6. Claims 6 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Aoi** in view of US 6,043,167 (**Lee** et al.).

Art Unit: 2813

The prior art of **Aoi**, as explained above, discloses each of the claimed features except for indicating the low-dielectric constant, carbon-doped oxide layer has a dielectric constant layer of about and no greater than 3.0.

Lee teaches a method of forming a carbon-doped silicon oxide film for use as intermetal dielectrics which can have a dielectric constant of no more than 3.0, as shown in Fig. 2 (col. 1, lines 8-12).

It would have been obvious for one of ordinary skill in the art, at the time of the invention to use the carbon-doped silicon oxide film having a dielectric constant of no more than 3.0 of Lee as the carbon-dope silicon oxide film of Aoi, because Aoi suggests using a low-dielectric constant, carbon-doped silicon oxide layer, and Lee teaches such a layer for interlayer dielectrics having a low dielectric constant that reduces RC delay ("crosstalk") and additionally confers the benefits of low internal stress (paragraph bridging cols. 2-3). Moreover, it is a goal of the semiconductor industry to minimize RC delay and thereby speed up chip speeds, such that one of ordinary skill is always motivated to reduce the dielectric constant as far as possible.

7. Claim 26 is rejected under 35 U.S.C. 103(a) as being unpatentable over **Aoi** in view of US 5,989,623 (Chen et al.).

The prior art of **Aoi**, as explained above, discloses each of the claimed features of claim 10. Additionally **Aoi** discloses a method for making a multi-layer intermetal dielectric over a substrate as recited in claim 10, further comprising:

etching the barrier layer 352; and

Art Unit: 2813

forming a via and trench barrier layer 363 to cover a surface within the via 361 and the trench 362, wherein the via and trench barrier layer 363 may be titanium nitride (Figs. 17(b)-17(c)).

Aoi does not teach that the barrier layer is one of tantalum nitride material and tantalum material.

Chen teaches that barrier layers useful in dual damascene copper metallization wherein the interlayer dielectric is a carbon-doped oxide --just as used in Aoi-- may be, *inter alia*, W, Ti, Ta, TiN, TaN --with Ta and TaN being the preferred materials (col. 6, line 59 to col. 6, line 33).

It would have been obvious for one of ordinary skill in the art, at the time of the invention to use TaN as the barrier layer in Aoi, because TaN is an art known equivalent barrier layer to TiN for copper diffusion for use in dual damascene metallization wherein the interlayer dielectric is a carbon doped silicon oxide, and is the preferred barrier material, as taught by Chen.

In this regard, it has been held that the selection of a known material based on its suitability for its intended use is *prima facie* obvious. The selection of a known material based on its suitability for its intended use supported a *prima facie* obviousness determination in *Sinclair & Carroll Co., Inc. v. Interchemical Corp.*, 325 U.S. 327, 65 USPQ 297 1945) (Claims to a printing ink comprising a solvent having the vapor pressure characteristics of butyl carbitol so that the ink would not dry at room temperature but would dry quickly upon heating were held invalid over a reference teaching a printing ink made with a different solvent that was nonvolatile at room temperature but highly volatile when heated in view of an article which taught the desired boiling point and vapor pressure characteristics of a solvent for printing inks and a catalog teaching the boiling point and vapor pressure characteristics of butyl carbitol.

Art Unit: 2813

"Reading a list and selecting a known compound to meet known requirements is no more ingenious than selecting the last piece to put in the last opening in a jig - saw puzzle." 65 USPQ at 301.). See also *In re LESHIN*, 125 USPQ 416 (CCPA 1960) ("Mere selection of known plastics to make container-dispenser of a type made of plastics prior to the invention, the selection of the plastics being on the basis of suitability for the intended use, would be entirely obvious; and in view of 35 U.S.C. 103 it is a wonder that the point is even mentioned.") (See MPEP 2144.07.)

# Response to Arguments

8. Applicant's arguments with respect to all active claims have been considered but are moot in view of the new ground(s) of rejection.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Erik Kielin whose telephone number is 571-272-1693. The examiner can normally be reached on 9:00 - 19:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead, Jr. can be reached on 571-272-1702. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Page 10

Application/Control Number: 09/785,999

Art Unit: 2813

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Erik Kielin

Primary Examiner

18 February 2004